

# HCAL HTR Pre-Production board specifications

Last update: Jan 30, 2002 – Last Changes are in blue

The main use of this board is from May 2003 in Cern for Test beam and Slice tests.

In Cern are needed 11 boards + spares. In USA (UMD, BU, FNAL, Princeton) we need more boards to keep development. Thus we should produce about 25 boards.

## 1. Changes from prototype board

[compare with HCAL HTR Prototype board specifications and design guidelines available on:

[http://www.physics.umd.edu/hep/tullio/proto/HTRproto\\_board\\_specs.pdf](http://www.physics.umd.edu/hep/tullio/proto/HTRproto_board_specs.pdf) ]

- add a TTC daughter card.
- add 6 SLBs on front-panel.
- The Front-Panel switches will be moved back and routed to the xilinx. The same for the sel line of the clock mux (Xtal or Clean\_clk).
- JTAG on all devices that support it, possibly also for the programming of the gate arrays with the cable would be better with JTAG. Put jumper scheme to by-pass any device in the chain.
- on the VME FPGA there is an input clock from the VME back-plane. Replace it with a crystal oscillator. The reason is that this chip does not need synchronization with the rest of the board.
- Fiber input using the 8-channel passive Molex MTP Adapter on the front-panel and Stratos dual LC on board
- add stiffeners and possibly metal edges of the board.
- Connectors for Logic Analyzer in Local\_Data, Local\_Address, Local\_other
- Every data connector of the SLB has half of its inputs from each of the 2 xilinx FPGAs.
- put ground "island" under all high-speed devices and clock drivers.
- The HTR prototype hangs up the bus when altera is not configured, find out why.
- In the unused portion of the board , put plenty of VCC and GND pads for reworking.

## 2. Board Input/Output

### FE-Data Input

This data come on eight 100-meter optical fibers, 850nm, multimode 62.5/125 from the Cern GOL serializer to the MTP adapters. From there, there is an 8-way MTP-to-LC fanout going to the SFF dual LC receivers PN M2R-25-9-TL from StratosLightWave. The data-stream is on 1.6 Gb/s differential lines (DINRXP-DINRXN). Data are deserialized and 8B/10B decoded by eight TLK2501 parts (2.5V parts).

### Timing Inputs

Timing signal are received via one RJ45 on a Cat 6E (or Cat7) cable. The TTC stream is a 160 MHz signal, RX\_BC0 is a 40 MHz signal, RX\_CLK is 40 MHz (jitter ~ 80ps pk-pk) and Clean\_CLK is 80 MHz (jitter ~ 50ps pk-pk) . On clock signals the jitter should be minimized. The input connector is AMP 558342-1.

| Pin | Signal              | Pin | Signal       |
|-----|---------------------|-----|--------------|
| 1   | TTC-serial P        | 2   | TTC-serial N |
| 3   | Rx_CLK_P (40 MHz)   | 4   | Rx_BC0_P     |
| 5   | Rx_BC0_N            | 6   | Rx_CLK_N     |
| 7   | CleanCLK_P (80 MHz) | 8   | CleanCLK_N   |

**Table 1: Pin-out definitions on the RJ45 connector (pinning standard RG568B). All signals are 3.3V differential PECL.**

The timing scheme is on a separate pdf document. Add buffers and terminations as needed.

RX\_CLK and RX\_BC0 have same length path to all SLBs ( $\pm 1$  inch = 100 ps skew); the RX\_BC0 pair go to the Xilinx chips to two adjacent pads: IO\_LXXP\_# and IO\_LXXN\_#, with XX a unique pair in the bank and # indicates the bank number (0 through 7).

The signals Brodcst[7:2], BrdcstStr, BcntRes, EvCntRes, L1A and Clk40Des1 come from the TTC mezzanine and go to the 2 xilinx chips and to the 6 SLBs. TTC\_Reset\_b and TTCready are routed to one xilinx chip only.

Add a pair Test\_CLK+/- from two test points to two diff. GCLK input of each xilinx.

Connect TTCready and TTCreset\_b to a xilinx.

## L1-Trigger outputs

Those are 24 x 9 lines from each Xilinx FPGA. They will be source terminated inside the FPGA. This requires that the xilinx N reference pin (VRN) be pulled up to VCCO by a 50 Ohm reference resistor, and the P reference pin (VRP) must be pulled down to ground by another 50 Ohm reference resistor (1/10 watt or more).

The top xilinx send the following outputs:

TP1[8:0], TP2[8:0], ..., TP24[8:0]

To these inputs of each SLB: Sync1\_[8:0], Sync2\_[8:0], Sync5\_[8:0] and Sync6\_[8:0]

-----  
The bottom xilinx to the connector 2 send the following outputs:

TP25[8:0], TP26[8:0], ..., TP48[8:0]

To these inputs of each SLB: Sync3\_[8:0], Sync4\_[8:0], Sync7\_[8:0] and Sync8\_[8:0]

## L2-DAQ-Data Output

The only change from the HTR prototype is that the output connector is RJ-45, 5 pairs.

The connector is made by Stewart, P/N SS-701010-NF, available from Arrow.

Driver-to-connector assignment is as on the top-right side of:

[http://ohm.bu.edu/~hazen/my\\_d0/TxRx/lfb\\_2\\_5/LTB\\_sch.pdf](http://ohm.bu.edu/~hazen/my_d0/TxRx/lfb_2_5/LTB_sch.pdf)

## 3. Main HTR FPGA

| Candidates        | BRAM | I/O pins | Bitstream Length | \$ (Avnet, >25pcs, Sep 02) | \$ (Insight, ~100pcs Oct 02) |
|-------------------|------|----------|------------------|----------------------------|------------------------------|
| XC2V2000-4BF957C  | 56   | 624      | 7,492,000 bits   | 590                        | 472                          |
| XC2V3000-4BF957C  | 96   | 720      | 10,494,368 bits  | 930                        | 743                          |
| XC2V4000-4BF957C  | 120  | 912      | 15,659,936 bits  | 1552                       |                              |
| XC2V2000-4FF896C  | 56   | 624      | 7,492,000 bits   | 590                        |                              |
| XC2V3000-4FF1152C | 96   | 720      | 10,494,368 bits  | 930                        |                              |
| XC2V3000-4BG728C  | 96   | 516      | 10,494,368 bits  | 852                        |                              |

Option 1) is our baseline. In case we need more resources options 1) and 2) are pin-out (footprint) compatible [Virtex-II handbook, page 42, Oct 2001].

Connect possibly ~4-wire switch, ~10 test points, ~2 LEDs to some unused pins.

Power connections:  $V_{CCO} = 2.5V$ ;  $V_{CCAUX} = 3.3V$ .

Pin VRN must be pulled up to  $V_{CCO}=2.5V$  by its 60 Ohm reference resistor. Pin VRP must be pulled down to ground by its 60 Ohm reference resistor.

## 4. VME FPGA: requirements and candidates

This FPGA will implement:

- The interface to the VME bus
- The configuration of the Main FPGAs and of the FLASH devices
- The master of the *Local Bus*

Requirement:

- 5V-tolerant
- System-gates: > 1000 Altera LCs
- No BGA
- No old parts

VME FPGA candidate devices:

|        |         |               |              |      |                  |
|--------|---------|---------------|--------------|------|------------------|
| Altera | Acex    | EP1K30QC208-3 | 208-Pin PQFP | \$17 |                  |
| Altera | Acex    | EP1K50QC208-3 | 208-Pin PQFP | \$22 | SELECT THIS ONE! |
| Xilinx | Spartan |               |              |      |                  |

=====VME FPGA pin candidates =====  
===== 149 pins in the following list =====

\CONFIG\_CS1  
\CONFIG\_CS2  
\CONFIG\_PROG  
\CONFIG\_WRITE  
\FLASH\_1\_CE  
\FLASH\_1\_OE  
\FLASH\_1\_WE  
\FLASH\_2\_CE  
\FLASH\_2\_OE  
\FLASH\_2\_WE  
\GA0  
\GA1  
\GA2  
\GA3  
\GA4  
\VME\_AS  
\VME\_DATA\_OEB (I think this could be just pull-down + test point)  
\VME\_DS0  
\VME\_DS1  
\VME\_DTACK  
\VME\_LWORD  
\VME\_RESET  
\VME\_SYSRESET  
\VME\_WRITE  
CONFIG\_CLK  
CONFIG\_DONE1  
CONFIG\_DONE2  
CONFIG\_INIT1  
CONFIG\_INIT2  
LOC\_ADDR0  
LOC\_ADDR01  
LOC\_ADDR02  
LOC\_ADDR03  
LOC\_ADDR04  
LOC\_ADDR05  
LOC\_ADDR06  
LOC\_ADDR07  
LOC\_ADDR08  
LOC\_ADDR09  
LOC\_ADDR10  
LOC\_ADDR11  
LOC\_ADDR12  
LOC\_ADDR13  
LOC\_ADDR14  
LOC\_ADDR15  
LOC\_ADDR16

LOC\_ADDR17  
LOC\_ADDR18  
LOC\_ADDR19  
LOC\_ADDR20 (required for Flash Am29LV116D)  
LOC\_CS\_MAIN1  
LOC\_CS\_MAIN2  
LOC\_CS\_SLB1  
LOC\_CS\_SLB2  
LOC\_CS\_SLB3  
LOC\_CS\_SLB4  
LOC\_CS\_SLB5  
LOC\_CS\_SLB6  
LOC\_DATA00  
LOC\_DATA01  
LOC\_DATA02  
LOC\_DATA03  
LOC\_DATA04  
LOC\_DATA05  
LOC\_DATA06  
LOC\_DATA07  
LOC\_DATA08  
LOC\_DATA09  
LOC\_DATA10  
LOC\_DATA11  
LOC\_DATA12  
LOC\_DATA13  
LOC\_DATA14  
LOC\_DATA15 (up to 15 required by SLBs)  
LOC\_DATA16  
LOC\_DATA17  
LOC\_DATA18 (very useful for spy fifos etc)  
LOC\_R/W

[SCL](#)

[SDA](#)

VME\_A01  
VME\_A02  
VME\_A03  
VME\_A04  
VME\_A05  
VME\_A06  
VME\_A07  
VME\_A08  
VME\_A09  
VME\_A10  
VME\_A11  
VME\_A12  
VME\_A13  
VME\_A14  
VME\_A15  
VME\_A16  
VME\_A17  
VME\_A18  
VME\_A19  
VME\_A20  
VME\_A21  
VME\_A22  
VME\_A23  
VME\_AM0  
VME\_AM1  
VME\_AM2  
VME\_AM3

VME\_AM4  
VME\_AM5  
VME\_DATA\_DIR\_B  
VME\_DATA00  
VME\_DATA01  
VME\_DATA02  
VME\_DATA03  
VME\_DATA04  
VME\_DATA05  
VME\_DATA06  
VME\_DATA07  
VME\_DATA08  
VME\_DATA09  
VME\_DATA10  
VME\_DATA11  
VME\_DATA12  
VME\_DATA13  
VME\_DATA14  
VME\_DATA15  
VME\_DATA16  
VME\_DATA17  
VME\_DATA18  
VME\_DATA19  
VME\_DATA20  
VME\_DATA21  
VME\_DATA22  
VME\_DATA23  
VME\_DATA24 (serial test points + jumper)  
VME\_DATA25 (serial test points + jumper)  
VME\_DATA26 (serial test points + jumper)  
VME\_DATA27 (serial test points + jumper)  
VME\_DATA28 (serial test points + jumper)  
VME\_DATA29 (serial test points + jumper)  
VME\_DATA30 (serial test points + jumper)  
VME\_DATA31 (serial test points + jumper)  
VME\_FPGA\_CLK40  
VME\_LED1  
VME\_LED2  
VME\_TP1  
VME\_TP2  
VME\_SW1  
VME\_SW2

===== special pins (verify that they are not counted as user i/o) =====

VME\_TCK  
VME\_TDI  
VME\_TDO  
VME\_TMS  
NCONFIG\_1  
NSTATUS\_1  
CONF\_DONE\_1  
EPC\_CLK\_1  
EPC\_DATA\_1

===== removed lines (compared to HTRproto) =====

\FLASH\_RESET (overwrite instead)  
BASE0 BASE1 BASE2 (unused in HTRproto) CLOCK\_SELECT (from on-board switch)  
\VME\_BERR (just pull-down on the board) VME\_SYSCLK ( can we leave it ?)  
VME\_A24 VME\_A25 VME\_A26 VME\_A27 VME\_A28 VME\_A29 VME\_A30 VME\_A31  
LOC\_DATA19 LOC\_DATA20 LOC\_DATA21 LOC\_DATA22 LOC\_DATA23 LOC\_DATA24

\VME\_MODE\_SELECT0,1,2

\LOC\_ADDR\_OE (no more transition board) \LOC\_DATA\_OE (no more transition board)

Put test points on the unused pins, including CLOCK2 (This pin can only be used as input or clock only).

=====Programming Altera and Xilinx with JTAG=====

shouxiang wu wrote:

- >
- > There should be no problem. You download Altera chip with Altera software and you download Xilinx chip with
- > Xilinx software. With an adapter cable, you can use Altera byteblaster as Xilinx parallel cable.

### 5. POWER CONSUMPTION ESTIMATE

| Component                                  | P <sub>diss</sub> x (# of components) | @ V  | Source                            |
|--|---------------------------------------|------|-----------------------------------|
| Dual Opt. Receivers                        | 0.5 W x 8 = 4 W                       | 3.3V | Data Sheet                        |
| Ch. Link TX                                | 0.1 W x 2 = 0.2 W                     | 3.3V | Data Sheet                        |
| SLB 3.3V [Vitesse=3W, 2 x Altera = 2 x 1W] | 5 W x 6 = 30 W                        | 3.3V | Data Sheets                       |
| Xilinx XC2V3000bf957-4                     | 0.1 W x 2 = 0.2 W                     | 3.3V | XPower (41 MHz,50% activity rate) |
| other                                      | 1W                                    | 3.3V |                                   |
| Total from 3.3V                            | ≈36 W                                 |      |                                   |
| TI TLK2501                                 | 260 mW x 16 = 4.2 W                   | 2.5V | Data Sheet                        |
| SLB 2.5V                                   | 0.5 W                                 | 2.5V |                                   |
| Xilinx XC2V3000bf957-4                     | 0.6 W x 2 = 1.2 W                     | 2.5V | XPower (41 MHz,50% activity rate) |
| Xilinx XC2V3000bf957-4                     | 2.1 W x 2 = 4.2 W                     | 1.5V | XPower (41 MHz,50% activity rate) |
| Regulator for 2.5V National Semi. LM1084   | = output power ≈ 6W                   | +5V  |                                   |
| Regulator for 1.5V National Semi. LM1084   | > output power ≈ 4.2W                 | +5V  |                                   |
| Total from 5V                              | ≈ 25W                                 |      |                                   |

### Maximum front (VMEbus) 9U module power dissipation = 110W

Note: Each VME64x module has 6 +5V pins, 1 +5VSTDBY pin, 3 VPC (+5V) pins, 10 +3.3V pins, ... The pin power-rating curve given in VME64 allows approximately 1.5A per pin at 20°C. Thus each board has potentially 15A at +5V (75W), 15A at 3.3V (49.5W), ... The maximum power values ... are derived from acceptable power densities in the specified cooling environment. [see "TECHNICAL SPECIFICATION FOR SUBRACKS FOR LHC EXPERIMENTS" availab. on: [http://atlas.web.cern.ch/Atlas/GROUPS/FRONTEND/documents/Crate\\_Technical\\_Specification\\_final.pdf](http://atlas.web.cern.ch/Atlas/GROUPS/FRONTEND/documents/Crate_Technical_Specification_final.pdf)]

### 6. COST ESTIMATE

|  |   |
|--|---|
| 2 8-way optical ports                    | 2 x \$ 170 = \$340                      |
| 8 Dual LC O/E                            | 8 x \$ 100 = \$800                      |
| 16 TLK2501 serdes                        | 16 x \$16 = \$256                       |
| 2 xilinx FPGA                            | 2 x \$472 = \$944 or 2 x \$743 = \$1486 |
| 6 SLB mezzanine cards                    | 6 x \$250 = \$1500                      |
| 1 TTCrx & mezzanine                      | \$ 200                                  |
| Other parts (Altera,buffers, connectors) | \$ 270                                  |
| -----                                    |   |
| Total parts                              | \$ 4150 or \$ 4700                      |
| PCB manufacturing                        | \$ 300                                  |
| Assembly                                 | \$ 250                                  |
| HTR TOTAL                                | \$ 4860 or \$ 5400                      |